Quick answer
ZCU102-Vitis DPU TRD - Vitis AI (3.0) is an open source FPGA project from Hackster.io, indexed by ZouIC. This Vitis Flow tutorial is expanded tutorial on "Vitis DPU TRD" for ZCU102 with detail steps, Build and BOOT LOG and Debug hints.
- Source
- Hackster.io
- Focus
- FPGA
- Author
- LogicTronix [FPGA Design + Machine Learning Company]
- Published
- 2023-03-27
Common questions
What does ZCU102-Vitis DPU TRD - Vitis AI (3.0) do?
This Vitis Flow tutorial is expanded tutorial on "Vitis DPU TRD" for ZCU102 with detail steps, Build and BOOT LOG and Debug hints.
Where does ZCU102-Vitis DPU TRD - Vitis AI (3.0) come from?
ZouIC indexes it from Hackster.io, original page at https://www.hackster.io/LogicTronix/zcu102-vitis-dpu-trd-vitis-ai-3-0-c51609.
What stack does ZCU102-Vitis DPU TRD - Vitis AI (3.0) use?
tags AMD Xilinx, tutorial, intermediate.
When was ZCU102-Vitis DPU TRD - Vitis AI (3.0) published?
The source page lists 2023-03-27.
Indexed by ZouIC from the source platform public page, for developer reference only. Copyright and licensing stay with the author; get code and files from the original platform.
ZCU102-Vitis DPU TRD - Vitis AI (3.0)
Published 2023-03-27
This Vitis Flow tutorial is expanded tutorial on "Vitis DPU TRD" for ZCU102 with detail steps, Build and BOOT LOG and Debug hints.
Technical Specifications
Related resources and purchase links
Statistics
Similar Hardware Projects
Project Info
Author Info
Related Links
Keep exploring
Citation Note
This content is sourced from Hackster.io Platform，All rights reserved by the original author. This platform only provides indexing and summaries. For detailed content, please visit the original link.