Quick answer
Vitis 2023.2 AXI4-Lite Slave Custom RTL is an open source FPGA project from Hackster.io, indexed by ZouIC. Creating custom RTL IP in PL and connecting this RTL code to PS via AXI4-Lite so we can send data from Zynq processor to FPGA logic.
- Source
- Hackster.io
- Focus
- FPGA
- Author
- Mohammad Daneshgar
- Published
- 2024-09-17
Common questions
What does Vitis 2023.2 AXI4-Lite Slave Custom RTL do?
Creating custom RTL IP in PL and connecting this RTL code to PS via AXI4-Lite so we can send data from Zynq processor to FPGA logic.
Where does Vitis 2023.2 AXI4-Lite Slave Custom RTL come from?
ZouIC indexes it from Hackster.io, original page at https://www.hackster.io/daneshgar/vitis-2023-2-axi4-lite-slave-custom-rtl-aaaaba.
What stack does Vitis 2023.2 AXI4-Lite Slave Custom RTL use?
tags AMD Xilinx, protip, intermediate.
When was Vitis 2023.2 AXI4-Lite Slave Custom RTL published?
The source page lists 2024-09-17.
Indexed by ZouIC from the source platform public page, for developer reference only. Copyright and licensing stay with the author; get code and files from the original platform.
Vitis 2023.2 AXI4-Lite Slave Custom RTL
Published 2024-09-17
Creating custom RTL IP in PL and connecting this RTL code to PS via AXI4-Lite so we can send data from Zynq processor to FPGA logic
Technical Specifications
Related resources and purchase links
Statistics
Similar Hardware Projects
Project Info
Author Info
Related Links
Keep exploring
Citation Note
This content is sourced from Hackster.io Platform，All rights reserved by the original author. This platform only provides indexing and summaries. For detailed content, please visit the original link.