All board projects
Quality open-source board projects and technical materials from CrowdSupply, Hackaday, and Hackster.io, all in one place
Using APU + RPU + PL on Genesys ZU
Zynq US+ is an heterogeneous device with different kind of devices inside. On this project I will show you how to use all of them together.

Plant Assistant
You can check on your plant with your smartphone to determine if it has enough water, fertillizer, sunlight, and if the air quality is good.
SPI Interface RTL for Pmod ALS (8-bit ADC) in Verilog
SPI Interface code for Pmod ALS (8-bit ADC) in Verilog is implemented from scratch,and transmitted to 7-seg display on Basys3 FPGA board.
FPGA Computer Graphics
This project proposes the creation of a graphics library in order to generate and manipulate the graphic information only using VHDL.

Binary Neural Network Demonstration on Ultra96
FPGA-based Binary Neural Network acceleration used for Image Classification on the Avnet Ultra96 based on the Xilinx Zynq UltraScale+ MPSoC.

Scalable Intelligent Air Quality Monitoring and Response
Air Quality Monitoring that uses the Intel Edison Compute Module, Amazon AWS, Visualization through Kibana, and drones!
JTAG Booting an Embedded Linux image on Zynq UltraScale+
Booting Embedded Linux images on Zynq UltraScale+ MPSoC from the JTAG interface using the XSCT utility provided by Xilinx

License Plate Recognition with Vitis-AI
Vitis-AI provides a zoo of pre-built models. This project describes how to leverage these models to implement license plate recognition.
HoloCubic
A pseudo-holographic transparent desktop display with network connectivity, designed and open-sourced by GeekWaedon. A transparent LCD panel plus a custom optical structure creates a floating effect, and Wi-Fi lets you refresh content remotely. Often used for desktop ambience and information display. GPL-3.0 licensed.

FPGA/SoC Controlled Robot Arm
Robotics are at the leading edge of Industry 4.0, AI and the Edge revolution. Let's look at how we can create an FPGA-controlled robot arm.
Traffic Generator with AXI-4 Stream Master
See how to create a simple traffic generator peripheral with a slave AXI4-Lite interface and a master AXI-4 streaming interface
Credits to authors and platforms
All projects aggregated here come from the open-source platforms listed above, and copyright remains with the original authors. We respect the work of every open-source contributor, and all content follows its original open-source license. If you are a project author and would like the related content removed, please contact us.
